Author of the publication

An accurate flip-flop selection technique for reducing logic SER.

, , and . DSN, page 128-136. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Energy-Efficient Bayesian Inference Using Bitstream Computing., , and . IEEE Comput. Archit. Lett., 22 (1): 37-40 (January 2023)Constraint Graph Analysis of Multithreaded Programs., , and . J. Instruction-Level Parallelism, (2004)SHASTA: Synergic HW-SW Architecture for Spatio-temporal Approximation., , and . ACM Trans. Archit. Code Optim., 17 (4): 25:1-25:26 (2020)Combating Aging with the Colt Duty Cycle Equalizer., , , and . MICRO, page 103-114. IEEE Computer Society, (2010)Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing., , , , and . MICRO, page 328-337. ACM/IEEE Computer Society, (2001)Temporally silent stores., and . ASPLOS, page 30-41. ACM Press, (2002)TailWAG: Tail Latency Workload Analysis and Generation., and . BID@PPOPP, page 1:1-1:9. ACM, (2023)On the value locality of store instructions., and . ISCA, page 182-191. IEEE Computer Society, (2000)CHARSTAR: Clock Hierarchy Aware Resource Scaling in Tiled ARchitectures., and . ISCA, page 147-160. ACM, (2017)Implementing Optimizations at Decode Time., and . ISCA, page 221-232. IEEE Computer Society, (2002)