( en | de | ru )

 

Disambiguation of "Min, Kyeong-Sik"

Author of the publication

copydeleteadd this publication to your clipboard
Live demonstration: Memristor synaptic array with FPGA-implemented neurons for neuromorphic pattern recognition.

, , , , , and . APCCAS, page 742-743. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ky ng-sik Min

Georg Sikora

Matthias Sikora

Ioannis Sikiotis

Michael Sikora

 

Other publications of authors with the same name

Defect-Tolerant and Energy-Efficient Training of Multi-Valued and Binary Memristor Crossbars for Near-Sensor Cognitive Computing., , and . ASICON, page 1-4. IEEE, (2019)Comparative Study on Leakage Current of Power-Gated SRAMs for 65-nm, 45-nm, 32-nm Technology Nodes., , and . J. Comput., 3 (3): 39-47 (2008)Leakage-suppressed clock-gating circuit with Zigzag Super Cut-off CMOS (ZSCCMOS) for leakage-dominant sub-70-nm and sub-1-V-VDD LSIs., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 14 (4): 430-435 (2006)Compact and efficient Maximum Power Point Tracking circuit for portable solar battery charger., , , and . IEICE Electron. Express, 8 (12): 930-937 (2011)New word-line driving scheme for suppressing oxide-tunneling leakage in sub-65-nm SRAMs., , , and . ISQED, page 459-464. IEEE Computer Society, (2009)Defect-Tolerant Crossbar Training of Memristor Ternary Neural Networks., , and . ICECS, page 486-489. IEEE, (2019)Dual-switch power gating revisited for small sleep energy loss and fast wake-up time in sub-45-nm nodes., , , and . IEICE Electron. Express, 8 (4): 232-238 (2011)Memristor models and circuits for controlling Process-VDD-Temperature variations., , and . ASICON, page 283-286. IEEE, (2011)History of Antenna Technology for Mobile Communications in Korea., , and . IEICE Trans. Commun., 91-B (7): 2179-2186 (2008)A post-package bit-repair scheme using static latches with bipolar-voltage programmable antifuse circuit for high-density DRAMs., , , , , , , and . IEEE J. Solid State Circuits, 37 (2): 251-254 (2002)