( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Signal Representation Guided Synthesis Using Carry-Save Adders For Synchronous Data-path Circuits.

, , и . DAC, стр. 456-461. ACM, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

n n n

Foued Jrad

Safwat Alani

Maia Alandjiyska

Yilmaz Alan

 

Другие публикации лиц с тем же именем

A high-speed and high-accuracy interpolator for digital modems., и . ICECS, стр. 1155-1158. IEEE, (2008)A flexible decoder IC for WiMAX QC-LDPC codes., и . CICC, стр. 527-530. IEEE, (2008)A Programmable 25-MHz to 6-GHz Kvco Compensation., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (5): 865-876 (2009)The use of reduced two's-complement representation in low-power DSP design., , , и . ISCAS (1), стр. 77-80. IEEE, (2002)A CMOS pipelined carry-save array using true single-phase single-transistor-latch clocking., , и . ISCAS (1), стр. 298-301. IEEE, (1999)Local stability analysis and hardware realization of an eigenvector tracking algorithm., и . ISCAS (2), стр. 269-272. IEEE, (2001)The design of low-complexity in linear-phase FIR filter banks using powers-of-two coefficients with an application to subband image coding., , и . IEEE Trans. Circuits Syst. Video Techn., 1 (4): 318-324 (1991)A 400-MHz processor for the conversion of rectangular to polar coordinates in 0.25-μm CMOS., , и . IEEE J. Solid State Circuits, 38 (10): 1771-1775 (2003)A 300-MHz quadrature direct digital synthesizer/mixer in 0.25-μm CMOS., , и . IEEE J. Solid State Circuits, 38 (6): 875-887 (2003)Design and optimization of a differentially coded variable block size motion compensation system., и . ICIP (3), стр. 259-262. IEEE Computer Society, (1996)