( en | de | ru )

 

Disambiguation of "Chien, Shao-Yi"

Author of the publication

copydeleteadd this publication to your clipboard
Subword Parallel Architecture for Connected Component Labeling and Morphological Operations.

, and . APCCAS, page 936-939. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chieh Chien

Rey-Djin Chien

Chih-Te Chien

Hung-Ju Chien

Ting-Chou Chien

 

Other publications of authors with the same name

Back-Projection Lightweight Network for Accurate Image Super Resolution., and . ACCV (5), volume 11365 of Lecture Notes in Computer Science, page 135-151. Springer, (2018)Convolutional Neural Network Accelerator with Vector Quantization., , , and . ISCAS, page 1-5. IEEE, (2019)SRIANN: Sphere Ring Intersection for Approximate Nearest Neighbor Search in Videos., , and . ICIP, page 3563-3567. IEEE, (2018)Hardware-efficient true motion estimator based on Markov Random Field motion vector correction., , and . VLSI-DAT, page 1-4. IEEE, (2012)Hardware-Efficient Two-Stage Saliency Detection., , , and . SiPS, page 205-210. IEEE, (2018)Efficient natural color image denoising based on guided filter., , and . ICIP, page 43-47. IEEE, (2015)Architecture Design of Convolutional Neural Networks for Face Detection on an FPGA Platform., , , , and . SiPS, page 88-93. IEEE, (2018)A 212MPixels/s 4096×2160p multiview video encoder chip for 3D/quad HDTV applications., , , , , , , , , and 2 other author(s). ISSCC, page 154-155. IEEE, (2009)Subword Parallel Architecture for Connected Component Labeling and Morphological Operations., and . APCCAS, page 936-939. IEEE, (2006)Enhanced temporal error concealment algorithm with edge-sensitive processing order., , , and . ISCAS, page 3466-3469. IEEE, (2008)