( en | de | ru )

 

Disambiguation of "Kanzelman, Robert"

Author of the publication

copydeleteadd this publication to your clipboard
Accelerating Parallel Verification via Complementary Property Partitioning and Strategy Exploration.

, , , , and . FMCAD, page 16-25. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Robert Wille

Towards a design flow for reversible logic. Uni Bremen, (2009)

Robert Klöfkorn

Numerics for evolution equations: a general interface based design concept. Uni Freiburg, (2009)

Robert Braun

Referenzmodellierung: Grundlegung und Evaluation der Technik des Modell-Konfigurationsmanagements. TU Dresden, (2010)

Robert Knippschild

Grenzüberschreitende Kooperation: Gestaltung und Management von Kooperationsprozessen in der Raumentwicklung im deutsch-polnisch-tschechischen Grenzraum. Uni Dortmund, (2007)

Robert Wagner

Inkrementelle Modellsynchronisation. Uni Paderborn, (2009)
 

Other publications of authors with the same name

Exploiting suspected redundancy without proving it., , , and . DAC, page 463-466. ACM, (2005)Accelerating Parallel Verification via Complementary Property Partitioning and Strategy Exploration., , , , and . FMCAD, page 16-25. IEEE, (2020)Scalable Sequential Equivalence Checking across Arbitrary Design Transformations ., , , , and . ICCD, page 259-266. IEEE, (2006)Scalable Automated Verification via Expert-System Guided Transformations., , , , and . FMCAD, volume 3312 of Lecture Notes in Computer Science, page 159-173. Springer, (2004)Boosting Verification Scalability via Structural Grouping and Semantic Partitioning of Properties., , , , and . FMCAD, page 1-9. IEEE, (2019)Optimal redundancy removal without fixedpoint computation., , , and . FMCAD, page 101-108. FMCAD Inc., (2011)Approximate reachability with combined symbolic and ternary simulation., , , and . FMCAD, page 109-115. FMCAD Inc., (2011)Enhanced verification by temporal decomposition., , , and . FMCAD, page 17-24. IEEE, (2009)Input Elimination Transformations for Scalable Verification and Trace Reconstruction., , , , and . FMCAD, page 10-18. IEEE, (2019)