Author of the publication

Improving Quantum Classifier Performance in NISQ Computers by Voting Strategy from Ensemble Learning.

, , , , and . CoRR, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Partial Unbalanced Feature Transport for Cross-Modality Cardiac Image Segmentation., , , , , , , and . IEEE Trans. Medical Imaging, 42 (6): 1758-1773 (June 2023)Fast Analysis of a Large-Scale Inductive Interconnect by Block-Structure-Preserved Macromodeling., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (10): 1399-1411 (2010)VisualNet: An End-to-End Human Visual System Inspired Framework to Reduce Inference Latency of Deep Neural Networks., , , , , , , , , and . IEEE Trans. Computers, 71 (11): 2717-2727 (2022)Device-Circuit-Architecture Co-Exploration for Computing-in-Memory Neural Accelerators., , , , , , and . IEEE Trans. Computers, 70 (4): 595-605 (2021)A Face Alignment Accelerator Based on Optimized Coarse-to-Fine Shape Searching., , , , , , , and . IEEE Trans. Circuits Syst. Video Technol., 29 (8): 2467-2481 (2019)The importance of resource awareness in artificial intelligence for healthcare., , , , , , , , , and . Nat. Mac. Intell., 5 (7): 687-698 (July 2023)On Random Dynamic Voltage Scaling for Internet-of-Things: A Game-Theoretic Approach., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (1): 123-132 (2018)Fast Random Walk Based Capacitance Extraction for the 3-D IC Structures With Cylindrical Inter-Tier-Vias., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (12): 1977-1990 (2015)Demand-Side Management of Domestic Electric Water Heaters Using Approximate Dynamic Programming., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (5): 775-788 (2017)Through-Silicon Via Fault-Tolerant Clock Networks for 3-D ICs., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (7): 1100-1109 (2013)