Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Design of High-Performance and Area-Efficient Decoder for 5G LDPC Codes.

H. Cui, F. Ghaffari, K. Le, D. Declercq, J. Lin, and Z. Wang. IEEE Trans. Circuits Syst. I Regul. Pap., 68 (2): 879-891 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wang Wang

Linfang Wang

Investigation of the functions of 53BP1 in DNA demethylationL. Wang. Uni Marburg, (2009)

Qi Wang

Shifeng Wang

Li Wang

Other publications of authors with the same name

An Efficient 4-D 8PSK TCM Decoder Architecture.J. He, Z. Wang, and H. Liu. IEEE Trans. Very Large Scale Integr. Syst., 18 (5): 808-817 (2010)A Universal Approximation Method and Optimized Hardware Architectures for Arithmetic Functions Based on Stochastic Computing.Z. Qin, Y. Qiu, M. Zheng, H. Dong, Z. Lu, Z. Wang, and H. Pan. IEEE Access, (2020)Automatic Generation of Dynamic Inference Architecture for Deep Neural Networks.S. Zhao, L. He, X. Xie, J. Lin, and Z. Wang. SiPS, page 117-122. IEEE, (2021)Column-Weighted Probabilistic GDBF Decoder for Irregular LDPC Codes.C. He, K. Deng, S. Song, and Z. Wang. ISVLSI, page 1-6. IEEE, (2023)An FPGA-Based Reconfigurable CNN Training Accelerator Using Decomposable Winograd.H. Wang, J. Lu, J. Lin, and Z. Wang. ISVLSI, page 1-6. IEEE, (2023)A Reconfigurable Accelerator for Generative Adversarial Network Training Based on FPGA.T. Yin, W. Mao, J. Lu, and Z. Wang. ISVLSI, page 144-149. IEEE, (2021)Accelerating NLP Tasks on FPGA with Compressed BERT and a Hardware-Oriented Early Exit Method.B. Li, S. Lu, K. Xie, and Z. Wang. ISVLSI, page 410-413. IEEE, (2022)Segmented successive cancellation list polar decoding with joint BCH-CRC codes.X. Liang, H. Zhou, Z. Wang, X. You, and C. Zhang. ACSSC, page 1509-1513. IEEE, (2017)Memory-reduced MAP decoding for double-binary convolutional Turbo code.J. He, Z. Wang, and H. Liu. ISCAS, page 469-472. IEEE, (2010)Low complexity, high speed decoder architecture for quasi-cyclic LDPC codes.Z. Wang, and Q. Jia. ISCAS (6), page 5786-5789. IEEE, (2005)

BibSonomy

Disambiguation of "Wang, Zhongfeng"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Design of High-Performance and Area-Efficient Decoder for 5G LDPC Codes.

Please choose a person to relate this publication to

Wang Wang

Linfang Wang

Qi Wang

Shifeng Wang

Li Wang

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Wang, Zhongfeng"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Design of High-Performance and Area-Efficient Decoder for 5G LDPC Codes.

Please choose a person to relate this publication to

Wang Wang

Linfang Wang

Qi Wang

Shifeng Wang

Li Wang

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Design of High-Performance and Area-Efficient Decoder for 5G LDPC Codes.