Author of the publication

A Shuffled-Based Iterative Demodulation and Decoding Scheme for Ldpc Coded Flash Memory.

, , , and . ICASSP, page 1110-1114. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A modified gradient descent bit flipping decoding scheme for LDPC codes., , and . SiPS, page 1-6. IEEE, (2017)An Efficient Short High-Order Non-Binary LDPC Decoder Architecture Using a Message-Adaptation EMS Algorithm., , , , and . IEEE Access, (2021)A low-complexity LDPC decoder for NAND flash applications., , , and . ISCAS, page 213-216. IEEE, (2014)An Efficient High-Rate Non-Binary LDPC Decoder Architecture With Early Termination., , , and . IEEE Access, (2019)A Shuffled-Based Iterative Demodulation and Decoding Scheme for Ldpc Coded Flash Memory., , , and . ICASSP, page 1110-1114. IEEE, (2018)A 5.28-Gb/s LDPC Decoder With Time-Domain Signal Processing for IEEE 802.15.3c Applications., , and . IEEE J. Solid State Circuits, 52 (2): 592-604 (2017)Hardware-friendly LDPC Decoding Scheduling for 5G HARQ Applications., , , , and . ICASSP, page 1418-1422. IEEE, (2019)Optimization Techniques for the Efficient Implementation of High-Rate Layered QC-LDPC Decoders., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (2): 457-470 (2017)A 5.4 µW Soft-Decision BCH Decoder for Wireless Body Area Networks., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (9): 2721-2729 (2014)An IDD receiver of LDPC coded modulation scheme for flash memory applications., , , and . APCCAS, page 289-292. IEEE, (2016)