Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Synthesis of Testable Finite State Machine Through Decomposition.

B. Sikdar, A. Sarkar, S. Roy, and D. Das. Asian Test Symposium, page 398-403. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Romy Das

Bio-economic modeling of soil resource conservation in Mid Hill Region of NepalR. Das. Uni Gießen, (2009)

Anita Das

Arabindo Das

Amitabh Das

Koyel Das

Other publications of authors with the same name

BIST Design for Detecting Multiple Stuck-Open Faults in CMOS Circuits Using Transition Count.H. Rahaman, D. Das, and B. Bhattacharya. J. Comput. Sci. Technol., 17 (6): 731-737 (2002)Fault diagnosis in reversible circuits under missing-gate fault model.H. Rahaman, D. Kole, D. Das, and B. Bhattacharya. Comput. Electr. Eng., 37 (4): 475-485 (2011)An iterative structure for synthesizing symmetric functions using quantum-dot cellular automata.A. Deb, and D. Das. Microprocess. Microsystems, (2017)Implementing Symmetric Functions with Hierarchical Modules for Stuck-At and Path-Delay Fault Testability.H. Rahaman, D. Das, and B. Bhattacharya. J. Electron. Test., 22 (2): 125-142 (2006)Isomorph-Redundancy in Sequential Circuits.D. Das, U. Bhattacharya, and B. Bhattacharya. IEEE Trans. Computers, 49 (9): 992-997 (2000)A New Synthesis of Symmetric Functions.H. Rahaman, D. Das, and B. Bhattacharya. ASP-DAC/VLSI Design, page 160-165. IEEE Computer Society, (2002)Easily-Verifiable Design of Non-Scan Sequential Machines for Conformance Checking.H. Rahaman, S. Chattopadhyay, I. Sengupta, D. Das, and B. Bhattacharya. VLSID, page 246-251. IEEE, (2022)Cellular Automata Based Test Structures with Logic Folding.B. Sikdar, S. Das, S. Roy, N. Ganguly, and D. Das. VLSI Design, page 71-74. IEEE Computer Society, (2005)Partitioning-based test time reduction for core-based 3DICs.S. Banerjee, S. Majumder, and D. Das. VDAT, page 1-5. IEEE Computer Society, (2015)Testable design of AND-EXOR logic networks with universal test sets.H. Rahaman, D. Das, and B. Bhattacharya. Comput. Electr. Eng., 35 (5): 644-658 (2009)

BibSonomy

Disambiguation of "Das, Debesh K."

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Synthesis of Testable Finite State Machine Through Decomposition.

Please choose a person to relate this publication to

Romy Das

Anita Das

Arabindo Das

Amitabh Das

Koyel Das

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Das, Debesh K."

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Synthesis of Testable Finite State Machine Through Decomposition.

Please choose a person to relate this publication to

Romy Das

Anita Das

Arabindo Das

Amitabh Das

Koyel Das

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Synthesis of Testable Finite State Machine Through Decomposition.