Author of the publication

Performance analysis of cosimulating processor core in VHDL and SystemC.

, , , , and . ICACCI, page 563-568. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Addressing verification challenges of heterogeneous systems based on IBM POWER9., , , , , , , , , and 1 other author(s). IBM J. Res. Dev., 62 (4/5): 11:1-11:12 (2018)Functional Refinement: A Generic Methodology for Managing ESL Abstractions., and . VLSI Design, page 122-127. IEEE Computer Society, (2010)Novel source-independent characterization methodology for embedded software energy estimation and optimization.. J. Syst. Archit., 51 (6-7): 395-404 (2005)Extensible open-source framework for translating RTL VHDL IP cores to SystemC., , and . DDECS, page 112-115. IEEE Computer Society, (2013)Cycle-Accurate Energy Model and Source-Independent Characterization Methodology for Embedded Processors.. VLSI Design, page 749-752. IEEE Computer Society, (2004)Simulation Model of IBM-Watson Intelligent System for Early Software Development., and . UKSim, page 325-329. IEEE, (2013)High Performance Multiprocessor Architecture Design Methodology for Application-Specific Embedded Systems.. HiPC, volume 2552 of Lecture Notes in Computer Science, page 102-111. Springer, (2002)FSMD RTL design manipulation for clock interface abstraction., , and . ICACCI, page 463-468. IEEE, (2015)Performance analysis of cosimulating processor core in VHDL and SystemC., , , , and . ICACCI, page 563-568. IEEE, (2013)SystemC-Based Loose Models for Simulation Speed-Up by Abstraction of RTL IP Cores., , and . DDECS, page 71-74. IEEE Computer Society, (2015)