( en | de | ru )

 

Disambiguation of "Blume, H."

Author of the publication

copydeleteadd this publication to your clipboard
A promising protocol for the endothelialization of vascular grafts in an instrumented rotating bioreactor towards clinical application

, , , , , , , and . (2023)
DOI: 10.1016/j.bej.2023.109095

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

H -H Kaatz

Jürgen Blume

Ulrich Blume

Rudolf Blume

Fritz Blume

 

Other publications of authors with the same name

Realtime FPGA-based processing unit for a high-resolution automotive MIMO radar platform, , , and . Radar Conference (EuRAD), 2015 European, page 213-216. (September 2015)FLINT: Layout-oriented FPGA-based methodology for fault tolerant ASIC design, , , , and . 2015 Design, Automation Test in Europe Conference Exhibition (DATE), page 297-300. (March 2015)Dynamic Self-Reconfiguration of a MIPS-Based Soft-Processor Architecture, , , , , and . 2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), page 172-180. (May 2016)Customized high performance low power processor for binaural speaker localization, , , , , , , , , and . 2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS), IEEE, (December 2016)FLINT+: A runtime-configurable emulation-based stochastic timing analysis framework, , , , , and . Integration, the VLSI Journal, (2019)CereBridge: An Efficient, FPGA-based Real-Time Processing Platform for True Mobile Brain-Computer Interfaces*, , and . 2020 42nd Annual International Conference of the IEEE Engineering in Medicine Biology Society (EMBC), page 4046-4050. (2020)Neurophysiologic correlates of implicit face memory in intracranial visual evoked potentials, , , , , , and . Neurology, 49 (5): 1312-1316 (1997)FNOCEE: A framework for NoC evaluation by FPGA-based emulation, , , , and . Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), 2015 International Conference on, page 86-95. (July 2015)An area efficient real- and complex-valued multiply-accumulate SIMD unit for digital signal processors, , and . Signal Processing Systems (SiPS), 2015 IEEE Workshop on, page 1-6. (October 2015)FPGA-based low-cost synchronized fiber network for experimental setups in space, , and . Journal of Instrumentation, 16 (11): P11016 (November 2021)