( en | de | ru )

 

Disambiguation of "Farahmandi, Farimah"

Author of the publication

copydeleteadd this publication to your clipboard
TrustGuard: Standalone FPGA-Based Security Monitoring Through Power Side-Channel.

, , and . IEEE Trans. Very Large Scale Integr. Syst., 32 (2): 319-332 (February 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ramin Farahmandi

Farhad Farahmandi

 

Other publications of authors with the same name

TrustGuard: Standalone FPGA-Based Security Monitoring Through Power Side-Channel., , and . IEEE Trans. Very Large Scale Integr. Syst., 32 (2): 319-332 (February 2024)ReTrustFSM: Toward RTL Hardware Obfuscation-A Hybrid FSM Approach., , , , , and . IEEE Access, (2023)PQC-SEP: Power Side-channel Evaluation Platform for Post-Quantum Cryptography Algorithms., , , , , , , and . IACR Cryptol. ePrint Arch., (2022)Enabling Security of Heterogeneous Integration: From Supply Chain to In-Field Operations., , , , and . IEEE Des. Test, 40 (5): 86-95 (October 2023)FPGA-Chain: Enabling Holistic Protection of FPGA Supply Chain With Blockchain Technology., , , and . IEEE Des. Test, 40 (2): 127-136 (April 2023)Analyzing Security Vulnerabilities Induced by High-level Synthesis., , , , and . ACM J. Emerg. Technol. Comput. Syst., 18 (3): 47:1-47:22 (2022)AIME: Watermarking AI Models by Leveraging Errors., , , and . DATE, page 304-309. IEEE, (2022)SHarPen: SoC Security Verification by Hardware Penetration Test., , , , , , and . ASP-DAC, page 579-584. ACM, (2023)HLock+: A Robust and Low-Overhead Logic Locking at the High-Level Language., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (7): 2149-2162 (July 2023)POCA: First Power-on Chip Authentication in Untrusted Foundry and Assembly., , , , , , and . HOST, page 124-135. IEEE, (2021)