( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 4.88µW ECG delineator using wavelet transform for mobile healthcare application.

, , и . BioCAS, стр. 376-379. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yi-Chen Chen

Yi Chen

Yi Chen

Yi-chun Chen

Jia-yi Chen

 

Другие публикации лиц с тем же именем

A low power turbo/Viterbi decoder for 3GPP2 applications., , , и . IEEE Trans. Very Large Scale Integr. Syst., 14 (4): 426-430 (2006)Efficient VLSI Architectures for a High-Performance Digital Image Communication System., , и . IEEE J. Sel. Areas Commun., 8 (8): 1481-1491 (1990)An Ultra-Low-Power and Portable Digitally Controlled Oscillator for SoC Applications., , и . IEEE Trans. Circuits Syst. II Express Briefs, 54-II (11): 954-958 (2007)A Robust Frequency Tracking Loop for Energy-Efficient Crystalless WBAN Systems., , и . IEEE Trans. Circuits Syst. II Express Briefs, 58-II (10): 637-641 (2011)A Universal VLSI Architecture for Reed-Solomon Error-and-Erasure Decoders., , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (9): 1960-1967 (2009)A 125 µW, Fully Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications., , , , , , и . IEEE J. Solid State Circuits, 42 (1): 161-169 (2007)A 26.9 K 314.5 Mb/s Soft (32400, 32208) BCH Decoder Chip for DVB-S2 System., , , и . IEEE J. Solid State Circuits, 45 (11): 2330-2340 (2010)An all-digital phase-locked loop (ADPLL)-based clock recovery circuit., , и . IEEE J. Solid State Circuits, 34 (8): 1063-1073 (1999)A new DLL-based approach for all-digital multiphase clock generation., и . IEEE J. Solid State Circuits, 39 (3): 469-475 (2004)An all-digital phase-frequency tunable clock generator for wireless OFDM communications systems., , , , и . SoCC, стр. 305-308. IEEE, (2007)