Author of the publication

A high-speed parallel DSP architecture dedicated to digital modem applications.

, , , and . ICECS, page 477-480. IEEE, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A pure hardware k-SAT solver architecture for FPGA based on generic tree-search., , , , and . ICM, page 1-5. IEEE, (2017)Bearing fault diagnosis based on Alpha-stable distribution feature extraction and wSVM classifier., , , , , and . ICM, page 277-280. IEEE, (2015)A high throughput configurable parallel encoder architecture for Quasi-Cyclic Low-Density Parity-Check Codes., , , and . IOLTS, page 163-166. IEEE, (2013)Loopback output router for reliable Network on Chip., , , and . IOLTS, page 206-207. IEEE Computer Society, (2011)A New Efficient and Reliable Dynamically Reconfigurable Network-on-Chip., , , and . J. Electr. Comput. Eng., (2012)Characterizing Laser-Induced Pulses in ICs: Methodology and Results., , , , , and . IOLTS, page 11-16. IEEE Computer Society, (2006)A Stamping Technique to Increase the Error Correction Capacity of the (127, k, d) RS Code., , , , and . IOLTW, page 169-170. IEEE Computer Society, (2000)An effective fast and small-area parallel-pipeline architecture for OTM-convolutional encoders., , and . IOLTS, page 257-261. IEEE Computer Society, (2009)Improving the design of parallel-pipeline cyclic decoders towards fault-secure versions., , and . APCCAS, page 324-327. IEEE, (2008)Stack processor architecture and development methods suitable for dependable applications., , and . ReCoSoC, page 69-75. Univ. Montpellier II, (2007)