Author of the publication

Network Interface Architecture for Scalable Message Queue Processing.

, , , and . ICPADS, page 268-275. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Implementation and Evaluation of a Thread Library for Multithreaded Architecture., , , , , , and . PDPTA, page 609-615. CSREA Press, (2003)Performance evaluation on low-latency communication mechanism of DIMMnet-2., , , , , and . Parallel and Distributed Computing and Networks, page 57-62. IASTED/ACTA Press, (2007)A memory accelerator with gather functions for bandwidth-bound irregular applications., , , , , , and . IA3@SC, page 35-42. ACM, (2011)Implementation and Evaluation of the Mechanisms for Low Latency Communication on DIMMnet-2., , , , , , , and . ISHPC, volume 4759 of Lecture Notes in Computer Science, page 211-218. Springer, (2005)Operation in Partitioned Circuits with Scalable Hardware Mechanism., , , and . JCSSE, page 1-6. IEEE, (2018)A New Memory Module for Memory Intensive Applications., , , , , and . PARELEC, page 123-128. IEEE Computer Society, (2004)Overview of the JUMP-1, an MPP prototype for general-purpose parallel computations., , , , , , , , , and . ISPAN, page 427-434. IEEE Computer Society, (1994)Network Interface Architecture for Scalable Message Queue Processing., , , and . ICPADS, page 268-275. IEEE Computer Society, (2009)Implementation of DNN on a RISC-V Open Source Microprocessor for IoT devices., , and . GCCE, page 295-299. IEEE, (2018)A Deep Look into Logarithmic Quantization of Model Parameters in Neural Networks., , and . IAIT, page 6:1-6:8. ACM, (2018)