( en | de | ru )

 

Disambiguation of "Zarkesh-Ha, Payman"

Author of the publication

copydeleteadd this publication to your clipboard
Proactive and Reactive Decision Based Agent Placement: Reliability and Latency Perspective.

, , , , , and . GLOBECOM, page 4413-4418. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Payman Hadji

Payman Rezaee

Payman Barikbin

Bahman Payman

Payman Harirchian

 

Other publications of authors with the same name

Prediction of net-length distribution for global interconnects in a heterogeneous system-on-a-chip., , and . IEEE Trans. Very Large Scale Integr. Syst., 8 (6): 649-659 (2000)Interconnect opportunities for gigascale integration., , , , , and . IBM J. Res. Dev., 46 (2-3): 245-264 (2002)Spatio-Temporal Bias-Tunable Readout Circuit for On-Chip Intelligent Image Processing., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (11): 1825-1832 (2016)An intelligent readout circuit for infrared multispectral remote sensing.. MWSCAS, page 153-156. IEEE, (2014)A new Potential-Based Reward Shaping for Reinforcement Learning Agent., , , and . CCWC, page 1-6. IEEE, (2023)Prediction of gate delay variation for CNFET under CNT density variation., and . DFT, page 140-145. IEEE Computer Society, (2012)Stochastic interconnect layout sensitivity model., and . SLIP, page 9-14. ACM, (2007)Vertical pitch limitations on performance enhancement in bonded three-dimensional interconnect architectures., , , and . SLIP, page 123-127. ACM, (2000)Impact of three-dimensional architectures on interconnects in gigascale integration., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 9 (6): 922-928 (2001)A robust and low power dual data rate (DDR) flip-flop using c-elements., , and . ISQED, page 147-150. IEEE, (2010)