( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Capturing an Intruder in Product Networks.

, , и . HiPC, том 4297 из Lecture Notes in Computer Science, стр. 193-204. Springer, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ataollah Azadi-Bakhsh

Mohsen Azadbakht

Esfandyar Azadi-Rad

Hassan Azadeh

Behnam Azadegan

 

Другие публикации лиц с тем же именем

An efficient DVS scheme for on-chip networks using reconfigurable Virtual Channel allocators., , , и . ISLPED, стр. 249-254. IEEE, (2015)Improving the performance of deadlock recovery based routing in irregular mesh NoCs using added mesh-like links., , и . ISCAS, стр. 3236-3239. IEEE, (2010)Comparative Evaluation of Adaptive and Deterministic Routing in the OTIS-Hypercube., и . Asia-Pacific Computer Systems Architecture Conference, том 3189 из Lecture Notes in Computer Science, стр. 349-362. Springer, (2004)Chapter Six - Topology Specialization for Networks-on-Chip in the Dark Silicon Era., и . Advances in Computers, (2018)Chapter One - Dark Silicon and the History of Computing., и . Advances in Computers, (2018)Traffic-aware buffer reconfiguration in on-chip networks., и . VLSI-SoC, стр. 201-206. IEEE, (2015)Chapter One - Introduction to non-volatile memory technologies., и . Advances in Computers, (2020)Cache Replacement Policy Based on Expected Hit Count., , , , , и . IEEE Comput. Archit. Lett., 17 (1): 64-67 (2018)Variable Resistance Spectrum Assignment in Phase Change Memory Systems., , и . IEEE Trans. Very Large Scale Integr. Syst., 23 (11): 2657-2670 (2015)Application-Aware Topology Reconfiguration for On-Chip Networks., , и . IEEE Trans. Very Large Scale Integr. Syst., 19 (11): 2010-2022 (2011)