( en | de | ru )

 

Disambiguation of "Gries, Matthias"

Author of the publication

copydeleteadd this publication to your clipboard
Performance Evaluation of Packet Processing Architectures Using Multiclass Queuing Networks.

, , and . Annual Simulation Symposium, page 80-89. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Matthias Gries

Herbert Gries

Werner Gries

Karl Gries

Katja Gries

 

Other publications of authors with the same name

SCC: A Flexible Architecture for Many-Core Platform Research., , , and . Comput. Sci. Eng., 13 (6): 79-83 (2011)SystemClick: a domain-specific framework for early exploration using functional performance models., , and . DAC, page 480-485. ACM, (2008)Performance Evaluation of VLSI platforms using SystemQ., , and . GI Jahrestagung (1), volume P-67 of LNI, page 319-323. GI, (2005)Fast cycle-accurate simulation and instruction set generation for constraint-based descriptions of programmable architectures., , , , and . CODES+ISSS, page 18-23. ACM, (2004)A virtual platform environment for exploring power, thermal and reliability management control strategies in high-performance multicores., , , , and . ACM Great Lakes Symposium on VLSI, page 311-316. ACM, (2010)Comparing Analytical Modeling with Simulation for Network Processors: A Case Study., , , and . DATE, page 20256-20261. IEEE Computer Society, (2003)Developing a Flexible Interface for RapidIO, Hypertransport, and PCI-Express., , , , and . PARELEC, page 129-134. IEEE Computer Society, (2004)The Impact of Recent DRAM Architectures on Embedded Systems Performance.. EUROMICRO, page 1282-. IEEE Computer Society, (2000)Methods for evaluating and covering the design space during early design development.. Integr., 38 (2): 131-183 (2004)Interactive presentation: Hard- and software modularity of the NOVA MPSoC platform., , and . DATE, page 1102-1107. EDA Consortium, San Jose, CA, USA, (2007)