Author of the publication

A Neural Network Training Processor With 8-Bit Shared Exponent Bias Floating Point and Multiple-Way Fused Multiply-Add Trees.

, , and . IEEE J. Solid State Circuits, 57 (3): 965-977 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Efficient Processing Scheme for Continuous Queries Involving RFID and Sensor Data Streams., , , , and . STA, volume 186 of Communications in Computer and Information Science, page 187-192. Springer, (2011)A low-power MDDI-client architecture using on-off byte counter., , and . IEEE Trans. Consumer Electron., 56 (3): 1283-1287 (2010)Thermal Ablation and High-Resolution Imaging Using a Back-to-Back (BTB) Dual-Mode Ultrasonic Transducer: In Vivo Results., , , , , , , , , and . Sensors, 21 (5): 1580 (2021)Transportable Multispectral Optical-Resolution Photoacoustic Microscopy Using Stimulated Raman Scattering Spectrum., , , , , , , , , and . IEEE Trans. Instrum. Meas., (2024)Co-simulation of SystemC TLM with RTL HDL for surveillance camera system verification., , , , , and . ICECS, page 474-477. IEEE, (2008)A 28nm 1.644TFLOPS/W Floating-Point Computation SRAM Macro with Variable Precision for Deep Neural Network Inference and Training., , and . ESSCIRC, page 145-148. IEEE, (2022)A 65-nm Neuromorphic Image Classification Processor With Energy-Efficient Training Through Direct Spike-Only Feedback., , and . IEEE J. Solid State Circuits, 55 (1): 108-119 (2020)Optimal Implementation Parameters of a Nonlinear Electrical Impedance Tomography Method Using the Complete Electrode Model., , and . Sensors, 22 (17): 6667 (2022)Surveillance camera SOC architecture using one-bit motion detection for portable applications., , , , , and . SoCC, page 71-74. IEEE, (2007)A low power neural network training processor with 8-bit floating point with a shared exponent bias and fused multiply add trees., , and . AICAS, page 499. IEEE, (2022)