( en | de | ru )

 

Disambiguation of "Guin, Ujjwal"

Author of the publication

copydeleteadd this publication to your clipboard
TSensors Vision, Infrastructure and Security Challenges in Trillion Sensor Era.

, , and . J. Hardw. Syst. Secur., 1 (4): 311-327 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Joyram Guin

Ujjwal Gupta

Angshuman Guin

Ana Guinote

Claire Guinomet

 

Other publications of authors with the same name

A Comprehensive Framework for Counterfeit Defect Coverage Analysis and Detection Assessment., , and . J. Electron. Test., 30 (1): 25-40 (2014)Low-Cost and Secure Firmware Obfuscation Method for Protecting Electronic Systems From Cloning., , and . IEEE Internet of Things Journal, 6 (2): 3700-3711 (2019)Fault-Injection Based Chosen-Plaintext Attacks on Multicycle AES Implementations., and . ACM Great Lakes Symposium on VLSI, page 443-448. ACM, (2022)Defect Characterization and Testing of Skyrmion-Based Logic Circuits., , , and . VTS, page 1-7. IEEE, (2021)Survey of Recent Developments for Hardware Trojan Detection., , and . ISCAS, page 1-5. IEEE, (2021)Functional Fmax test-time reduction using novel DFTs for circuit initialization., , and . ICCD, page 1-6. IEEE Computer Society, (2013)Design for Bit Error Rate estimation of high speed serial links., and . VTS, page 278-283. IEEE Computer Society, (2011)Detecting Recycled SoCs by Exploiting Aging Induced Biases in Memory Cells., , , and . HOST, page 72-80. IEEE, (2019)Test and Yield Loss Reduction of AI and Deep Learning Accelerators., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (1): 104-115 (2022)TAAL: Tampering Attack on Any Key-based Logic Locked Circuits., , and . CoRR, (2019)