Author of the publication

Skeleton-Based Synthesis Flow for Computation-in-Memory Architectures.

, , , , , , and . IEEE Trans. Emerg. Top. Comput., 8 (2): 545-558 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Testing Resistive Memories: Where are We and What is Missing?, , and . ITC, page 1-9. IEEE, (2018)ETS 2016 foreword., , , , and . ETS, page 1. IEEE, (2016)Methodology for Application-Dependent Degradation Analysis of Memory Timing., , , , , , and . DATE, page 162-167. IEEE, (2019)Reliability challenges of real-time systems in forthcoming technology nodes., , , , , and . DATE, page 129-134. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Public-Key Based Authentication Architecture for IoT Devices Using PUF., , , and . CoRR, (2020)Bias Temperature Instability analysis of FinFET based SRAM cells., , , , , , and . DATE, page 1-6. European Design and Automation Association, (2014)Energy Optimization for Large-Scale 3D Manycores in the Dark-Silicon Era., , , , and . IEEE Access, (2019)Defect and Fault Modeling Framework for STT-MRAM Testing., , , , , , , and . IEEE Trans. Emerg. Top. Comput., 9 (2): 707-723 (2021)DFT Scheme for Hard-to-Detect Faults in FinFET SRAMs., , , , and . ETS, page 1-2. IEEE, (2019)Influence of Bit-Line Coupling and Twisting on the Faulty Behavior of DRAMs., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (12): 2989-2996 (2006)