( en | de | ru )

 

Disambiguation of "Suzuki, Kazumasa"

Author of the publication

copydeleteadd this publication to your clipboard
Detection of co-planar circle pair of same radius from a single image.

, , , , and . ROBIO, page 1111-1116. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yoko Suzuki

Shigenobu Suzuki

Seiichi Suzuki

Kazuyo Suzuki

Tomoyuki Suzuki

 

Other publications of authors with the same name

A 2000-MOPS embedded RISC processor with a Rambus DRAM controller., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 34 (7): 1010-1021 (1999)V830R/AV: embedded multimedia superscalar RISC processor., , , and . IEEE Micro, 18 (2): 36-47 (1998)Detection of co-planar circle pair of same radius from a single image., , , , and . ROBIO, page 1111-1116. IEEE, (2016)Accelerating Face Detection by Using Depth Information., , , and . PSIVT, volume 5414 of Lecture Notes in Computer Science, page 657-667. Springer, (2009)A 2.0Gb/s clock-embedded interface for full-HD 10b 120Hz LCD drivers with 1/5-rate noise-tolerant phase and frequency recovery., , , , , and . ISSCC, page 192-193. IEEE, (2009)A 300-MHz 16-b 0.5-μm BiCMOS digital signal processor core LSI., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 29 (3): 290-297 (March 1994)A 500 MHz, 32 bit, 0.4 μm CMOS RISC processor., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 29 (12): 1464-1473 (December 1994)A 2.0 Gb/s Clock-Embedded Interface for Full-HD 10-Bit 120 Hz LCD Drivers With 1/5-Rate Noise-Tolerant Phase and Frequency Recovery., , , , , and . IEEE J. Solid State Circuits, 44 (12): 3560-3567 (2009)High frequency band dispersed-tone power line communication modem for networked appliances., , , , and . IEEE Trans. Consumer Electronics, 52 (1): 44-50 (2006)An 18Gb/s duobinary receiver with a CDR-assisted DFE., , , and . ISSCC, page 274-275. IEEE, (2009)