( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An Approach to Minimize the Test Configuration for the Logic Cells of the Xilinx XC4000 FPGAs Family.

, , , и . J. Electron. Test., 16 (3): 289-299 (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jean-Michel Langlais

Jean-Michel Dengler

Jean-Michel Grossenbacher

Jean-Michel Autebert

Jean-Michel Ayache

 

Другие публикации лиц с тем же именем

Testing the Local Interconnect Resources of SRAM-Based FPGA's., , , и . J. Electron. Test., 16 (5): 513-520 (2000)Implementation of Ternary Weights with Resistive RAM Using a Single Sense Operation per Synapse., , , , , , , и . CoRR, (2020)Ultra-High-density 3D vertical RRAM with stacked JunctionLess nanowires for In-Memory-Computing applications., , , , , , , , и . CoRR, (2020)Stochastic Computing for Hardware Implementation of Binarized Neural Networks., , , , , и . CoRR, (2019)A Novel Low Power Oriented Design Methodology for Analog Blocks., , , и . J. Low Power Electron., 4 (1): 60-67 (2008)Powering AI at the Edge: A Robust, Memristor-based Binarized Neural Network with Near-Memory Computing and Miniaturized Solar Cell., , , , , , , , , и 6 other автор(ы). CoRR, (2023)Model of the Weak Reset Process in HfOx Resistive Memory for Deep Learning Frameworks., , , , , , , , и . CoRR, (2021)Low cost built-in-tuning of on-chip passive filters for low-if double quadrature rf receiver., , , , и . LATS, стр. 1-4. IEEE Computer Society, (2015)Built-in tuning of RFIC Passive Polyphase Filter by process and thermal monitoring., , , , и . LATW, стр. 1-5. IEEE Computer Society, (2012)Infrastructure IP for Back-End Yield Improvement., , , и . ITC, стр. 1129-1134. IEEE Computer Society, (2003)