Author of the publication

A 20bit continuous-time ΣΔ modulator with a Gm-C integrator, 120dB CMRR and 15 ppm INL.

, , , and . ESSCIRC, page 385-388. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 6.3µW 20b incremental zoom-ADC with 6ppm INL and 1µV offset., , and . ISSCC, page 276-277. IEEE, (2013)A 0.9m Long 0.5gf Resolution Catheter-based Force Sensor for Real-Time Force Monitoring of Cardiovascular Surgery., , , and . EMBC, page 3338-3341. IEEE, (2018)A 1.2-V 8.3-nJ CMOS Humidity Sensor for RFID Applications., , , , , and . IEEE J. Solid State Circuits, 48 (10): 2469-2477 (2013)A 1.8-V 6.9-mW 120-fps 50-Channel Capacitive Touch Readout With Current Conveyor AFE and Current-Driven $\Delta \Sigma $ ADC., , , , and . IEEE J. Solid State Circuits, 53 (1): 204-218 (2018)A 240-frames/s 2.1-Mpixel CMOS Image Sensor With Column-Shared Cyclic ADCs., , , , , , , , and . IEEE J. Solid State Circuits, 46 (9): 2073-2083 (2011)A 5.2-Mpixel 88.4-dB DR 12-in CMOS X-Ray Detector With 16-bit Column-Parallel Continuous-Time Incremental ΔΣ ADCs., , , , , and . IEEE J. Solid State Circuits, 55 (11): 2878-2888 (2020)A 65-dB-SNDR Pipelined SAR ADC Using PVT-Robust Capacitively Degenerated Dynamic Amplifier., , , , and . IEEE J. Solid State Circuits, 58 (4): 961-971 (2023)A 0.033-mm2 21.5-aF to 114.9-aF Resolution Continuous-Time Δ Σ Capacitance-to-Digital Converter Achieving Parasitic Capacitance Immunity Up to 480 pF., , , and . IEEE J. Solid State Circuits, 57 (10): 3048-3057 (2022)A 113.3-dB Dynamic Range 600 Frames/s SPAD X-Ray Detector With Seamless Global Shutter and Time-Encoded Extrapolation Counter., , , , , and . IEEE J. Solid State Circuits, 58 (11): 2965-2975 (November 2023)A 2.1Mpixel 120frame/s CMOS image sensor with column-parallel ΔΣ ADC architecture., , , , , , , , , and . ISSCC, page 394-395. IEEE, (2010)