( en | de | ru )

 

Disambiguation of "Reorda, Matteo Sonza"

Author of the publication

copydeleteadd this publication to your clipboard
Constraint-Based Automatic SBST Generation for RISC-V Processor Families.

, , , , and . ETS, page 1-6. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Matteo Garavoglia

Matteo Rini

Matteo Bertini

Marco Matteo

Matteo Gabba

 

Other publications of authors with the same name

An experimental analysis of the effectiveness of the circular self-test path technique., , and . EURO-DAC, page 246-251. IEEE Computer Society, (1994)A Novel Sequence Generation Approach to Diagnose Faults in Reconfigurable Scan Networks., , , and . IEEE Trans. Computers, 69 (1): 87-98 (2020)Test-Plan Optimization for Flying-Probes In-Circuit Testers., , , and . ITC-Asia, page 19-24. IEEE, (2019)Software-Based Self-Test for Transition Faults: a Case Study., , , and . VLSI-SoC, page 76-81. IEEE, (2019)BASTION: Board and SoC test instrumentation for ageing and no failure found., , , , , , , , and . DATE, page 115-120. IEEE, (2017)New techniques for efficiently assessing reliability of SOCs., , , , and . Microelectron. J., 34 (1): 53-61 (2003)On the Automatic Generation of Optimized Software-Based Self-Test Programs for VLIW Processors., , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (4): 813-823 (2014)An automatic approach to perform the verification of hardware designs according to the ISO26262 functional safety standard., , , , , and . LATS, page 1-6. IEEE, (2017)New Techniques to Reduce the Execution Time of Functional Test Programs., , , and . IEEE Trans. Computers, 66 (7): 1268-1273 (2017)Fault Grading Techniques of Software Test Libraries for Safety-Critical Applications., , and . IEEE Access, (2019)