( en | de | ru )

 

Disambiguation of "Milenkovic, Milena"

Author of the publication

copydeleteadd this publication to your clipboard
Performance evaluation of cache replacement policies for the SPEC CPU2000 benchmark suite.

, , and . ACM Southeast Regional Conference, page 267-272. ACM, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dusanka Milenkovic

Nevena Milenkovic

Vladimir Milenkovic

Milena Lubowski

Milena Bösenberg

 

Other publications of authors with the same name

N-Tuple Compression: A Novel Method for Compression of Branch Instruction Traces., , and . PDCS, page 49-54. ISCA, (2003)Real-time, unobtrusive, and efficient program execution tracing with stream caches and last stream predictors., , , and . ICCD, page 173-178. IEEE Computer Society, (2009)Algorithms and Hardware Structures for Unobtrusive Real-Time Compression of Instruction and Data Address Traces., , and . DCC, page 283-292. IEEE Computer Society, (2007)Using Branch Predictors and Variable Encoding for On-the-Fly Program Tracing., , , and . IEEE Trans. Computers, 63 (4): 1008-1020 (2014)Hardware support for code integrity in embedded processors., , and . CASES, page 55-65. ACM, (2005)Performance evaluation of cache replacement policies for the SPEC CPU2000 benchmark suite., , and . ACM Southeast Regional Conference, page 267-272. ACM, (2004)Stream-Based Trace Compression., and . IEEE Comput. Archit. Lett., (2003)An efficient runtime instruction block verification for secure embedded systems., , and . J. Embed. Comput., 2 (1): 57-76 (2006)Using instruction block signatures to counter code injection attacks., , and . SIGARCH Comput. Archit. News, 33 (1): 108-117 (2005)Caches and Predictors for Real-Time, Unobtrusive, and Cost-Effective Program Tracing in Embedded Systems., , , and . IEEE Trans. Computers, 60 (7): 992-1005 (2011)