( en | de | ru )

 

Disambiguation of "Nejatollahi, Hamid"

Author of the publication

copydeleteadd this publication to your clipboard
Exploring Energy Efficient Architectures for RLWE Lattice-Based Cryptography.

, , , and . J. Signal Process. Syst., 93 (10): 1139-1148 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Zahra Hamidi

Ahmad Hamidov

Norhazlina Hamid

Saeed Hamid-Khani

Mohammad Ebrahim Popal Hamid

 

Other publications of authors with the same name

Programmable Accelerators for Lattice-based Cryptography.. University of California, Irvine, USA, (2020)Reliability-Aware Voltage Scaling of Multicore Processors in Dark Silicon Era., and . TopHPC, volume 33 of Advances in Parallel Computing, page 242-262. IOS Press, (2017)Exploring Energy Efficient Architectures for RLWE Lattice-Based Cryptography., , , and . J. Signal Process. Syst., 93 (10): 1139-1148 (2021)Domain-specific Accelerators for Ideal Lattice-based Public Key Protocols., , , and . IACR Cryptol. ePrint Arch., (2018)Trustworthy AI Inference Systems: An Industry Research View., , , , , , , , , and 18 other author(s). CoRR, (2020)Data Reuse for Accelerated Approximate Warps., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (12): 4623-4634 (2020)CryptoPIM: In-memory Acceleration for Lattice-based Cryptographic Hardware., , , , , and . DAC, page 1-6. IEEE, (2020)Accelerating Polynomial Multiplication for RLWE using Pipelined FFT., , and . IACR Cryptol. ePrint Arch., (2023)Exploring Energy Efficient Quantum-resistant Signal Processing Using Array Processors., , , and . IACR Cryptol. ePrint Arch., (2019)Small Memory Footprint Neural Network Accelerators., , , , and . ISQED, page 253-258. IEEE, (2019)