( en | de | ru )

 

Disambiguation of "Su, Tiankai"

Author of the publication

copydeleteadd this publication to your clipboard
Rewriting Environment for Arithmetic Circuit Verification.

, , , , and . LPAR, volume 57 of EPiC Series in Computing, page 656-666. EasyChair, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yuhui Su

Su Zhou

Jianhua Su

Qi Su

Mingxia Su

 

Other publications of authors with the same name

Functional Verification of Hardware Dividers using Algebraic Model., , , and . VLSI-SoC, page 257-262. IEEE, (2019)SPEAR: Hardware-based Implicit Rewriting for Square-root Circuit Verification., , , and . DATE, page 532-537. IEEE, (2020)Formal Verification of Truncated Multipliers Using Algebraic Approach and Re-Synthesis., , , and . ISVLSI, page 415-420. IEEE Computer Society, (2017)Formal Verification of Integer Dividers: Division by a Constant., , , and . ISVLSI, page 76-81. IEEE, (2019)Spectral Approach to Verifying Non-linear Arithmetic Circuits., , , and . CoRR, (2019)Rewriting Environment for Arithmetic Circuit Verification., , , , and . LPAR, volume 57 of EPiC Series in Computing, page 656-666. EasyChair, (2018)Understanding Algebraic Rewriting for Arithmetic Circuit Verification: A Bit-Flow Model., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (6): 1346-1357 (2020)Computer Algebraic Approach to Verification and Debugging of Galois Field Multipliers., , , and . ISCAS, page 1-5. IEEE, (2018)Formal Verification of Constrained Arithmetic Circuits using Computer Algebraic Approach., , , and . ISVLSI, page 386-391. IEEE, (2020)Formal Verification of Divider Circuits by Hardware Reduction., , , and . SMACD, page 1-4. IEEE, (2023)