Author of the publication

A 10nm SRAM Design using Gate-Modulated Self-Collapse Write Assist Enabling 175mV VMIN Reduction with Negligible Power Overhead.

, , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Sathyaprasad, Prateeksha Bindiganavile
add a person with the name Sathyaprasad, Prateeksha Bindiganavile
 

Other publications of authors with the same name