Author of the publication

Hardware-aware Automated Architecture Search for Brain-inspired Hyperdimensional Computing.

, , , , , , and . ISVLSI, page 352-357. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Towards the design of efficient hash-based indexing scheme for growing databases on non-volatile memory., , , , , and . Future Gener. Comput. Syst., (2020)Hardware/Software Co-Exploration of Neural Architectures., , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (12): 4805-4815 (2020)Contour: A Process Variation Aware Wear-Leveling Mechanism for Inodes of Persistent Memory File Systems., , , , , and . IEEE Trans. Computers, 70 (7): 1034-1045 (2021)Device-Circuit-Architecture Co-Exploration for Computing-in-Memory Neural Accelerators., , , , , , and . IEEE Trans. Computers, 70 (4): 595-605 (2021)VACSEN: A Visualization Approach for Noise Awareness in Quantum Computing., , , , and . CoRR, (2022)On the Design of Quantum Graph Convolutional Neural Network in the NISQ-Era and Beyond., , , , , , , , and . ICCD, page 290-297. IEEE, (2022)Battle Against Fluctuating Quantum Noise: Compression-Aided Framework to Enable Robust Quantum Neural Network., , , and . DAC, page 1-6. IEEE, (2023)Muffin: A Framework Toward Multi-Dimension AI Fairness by Uniting Off-the-Shelf Models., , , , , and . DAC, page 1-6. IEEE, (2023)One Proxy Device Is Enough for Hardware-Aware Neural Architecture Search., , , , and . SIGMETRICS (Abstracts), page 55-56. ACM, (2022)Hardware/Software Co-Exploration for Graph Neural Architectures on FPGAs., , , , and . ISVLSI, page 358-362. IEEE, (2022)