Author of the publication

Network flow-based simultaneous retiming and slack budgeting for low power design.

, , , , , , and . ASP-DAC, page 473-478. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An integrated floorplanning with an efficient buffer planning algorithm., , , , , , and . ISPD, page 136-142. ACM, (2003)Floorplanning with Abutment Constraints and L-Shaped/T-Shaped Blocks based on Corner Block List., , , , , and . DAC, page 770-775. ACM, (2001)Shift-based Primitives for Efficient Convolutional Neural Networks., , , and . CoRR, (2018)A buffer planning algorithm for chip-level floorplanning., , , , , , and . Sci. China Ser. F Inf. Sci., 47 (6): 763-776 (2004)Corner block list representation and its application with boundary constraints., , , , , and . Sci. China Ser. F Inf. Sci., 47 (1): 1-19 (2004)VLSI floorplanning with boundary constraints based on corner block list., , , , , and . ASP-DAC, page 509-514. ACM, (2001)LP based white space redistribution for thermal via planning and performance optimization in 3D ICs., , , , and . ASP-DAC, page 209-212. IEEE, (2008)Rethinking thermal via planning with timing-power-temperature dependence for 3D ICs., , , , , and . ASP-DAC, page 261-266. IEEE, (2011)Automatic enhanced CDFG generation based on runtime instrumentation., , , and . CSCWD, page 92-97. IEEE, (2013)Thermal-aware P/G TSV planning for IR drop reduction in 3D ICs., , , , , and . Integr., 46 (1): 1-9 (2013)