From post

A Calibration-Free 15-level/Cell eDRAM Computing-in-Memory Macro with 3T1C Current-Programmed Dynamic-Cascoded MLC achieving 233-to-304-TOPS/W 4b MAC.

, , , , , , , , , и . CICC, стр. 1-2. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

10.4 A 3.7mW 12.5MHz 81dB-SNDR 4th-Order CTDSM with Single-OTA and 2nd-Order NS-SAR., , , , , , , и . ISSCC, стр. 170-172. IEEE, (2021)A 4-bit Calibration-Free Computing-In-Memory Macro With 3T1C Current-Programed Dynamic-Cascode Multi-Level-Cell eDRAM., , , , , , , , , и 1 other автор(ы). IEEE J. Solid State Circuits, 59 (3): 842-854 (марта 2024)A Calibration-Free 15-level/Cell eDRAM Computing-in-Memory Macro with 3T1C Current-Programmed Dynamic-Cascoded MLC achieving 233-to-304-TOPS/W 4b MAC., , , , , , , , , и . CICC, стр. 1-2. IEEE, (2023)A 0.4-to-40MS/s 75.7dB-SNDR Fully Dynamic Event-Driven Pipelined ADC with 3-Stage Cascoded Floating Inverter Amplifier., , , , , и . ISSCC, стр. 376-378. IEEE, (2021)A 0.025-mm2 0.8-V 78.5dB-SNDR VCO-Based Sensor Readout Circuit in a Hybrid PLL-ΔΣM Structure., , , , , , , , и . CICC, стр. 1-3. IEEE, (2019)A Bandwidth-Adaptive Pipelined SAR ADC With Three-Stage Cascoded Floating Inverter Amplifier., , , , , , и . IEEE J. Solid State Circuits, 58 (9): 2564-2574 (сентября 2023)A 13.5-ENOB, 107-μW Noise-Shaping SAR ADC With PVT-Robust Closed-Loop Dynamic Amplifier., , , , , , , , , и 1 other автор(ы). IEEE J. Solid State Circuits, 55 (12): 3248-3259 (2020)A Multi-Day Wearable Surface EMG E-Tattoo for Fatigue Monitoring., , , и . EMBC, стр. 1-4. IEEE, (2023)A 79dB-SNDR 167dB-FoM Bandpass ΔΣ ADC Combining N-Path Filter with Noise-Shaping SAR., , , , и . ISSCC, стр. 382-384. IEEE, (2021)A 16fJ/Conversion-Step Time-Domain Two-Step Capacitance-to-Digital Converter., , , , , , , , , и . ISSCC, стр. 296-297. IEEE, (2019)