( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Customizable Domain-Specific Computing.

, , , и . IEEE Des. Test Comput., 28 (2): 6-15 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Andreas Glennemeier

Eduardo Glenn Calvo

Glenn Reinhardt

Glenn Lurman

Glenn Verhovnik

 

Другие публикации лиц с тем же именем

A Comparative Survey of Load Speculation Architectures., и . J. Instruction-Level Parallelism, (2000)Reconfigurable Accelerator Compute Hierarchy: A Case Study using Content-Based Image Retrieval., , , и . IISWC, стр. 276-287. IEEE, (2020)Fool me twice: Exploring and exploiting error tolerance in physics-based animation., , , и . ACM Trans. Graph., 29 (1): 5:1-5:11 (2009)An automated design flow for 3D microarchitecture evaluation., , , , , и . ASP-DAC, стр. 384-389. IEEE, (2006)HC-Sim: a fast and exact l1 cache simulator with scratchpad memory co-simulation support., , и . CODES+ISSS, стр. 295-304. ACM, (2011)Reducing the Energy of Speculative Instruction Schedulers., , и . ICCD, стр. 641-646. IEEE Computer Society, (2005)Understanding the energy efficiency of SMT and CMP with multiclustering., , , и . ISLPED, стр. 48-53. ACM, (2005)On-chip interconnection network for accelerator-rich architectures., , , , и . DAC, стр. 8:1-8:6. ACM, (2015)Microarchitecture evaluation with floorplanning and interconnect pipelining., , , , , , , и . ASP-DAC, стр. 8-15. ACM Press, (2005)An Evaluation of Deeply Decoupled Cores., , , , и . J. Instruction-Level Parallelism, (2006)