Author of the publication

A Hardware Gaussian Noise Generator Using the Box-Muller Method and Its Error Analysis.

, , , and . IEEE Trans. Computers, 55 (6): 659-671 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

FINN: A Framework for Fast, Scalable Binarized Neural Network Inference., , , , , , and . CoRR, (2016)A Synthesizable Datapath-Oriented Embedded FPGA Fabric for Silicon Debug Applications., , , , and . ACM Trans. Reconfigurable Technol. Syst., 1 (1): 7:1-7:25 (2008)A microcoded elliptic curve processor using FPGA technology., and . IEEE Trans. Very Large Scale Integr. Syst., 10 (5): 550-559 (2002)High performance physical random number generator., , and . IET Comput. Digit. Tech., 1 (4): 349-352 (2007)A Hardware Gaussian Noise Generator Using the Box-Muller Method and Its Error Analysis., , , and . IEEE Trans. Computers, 55 (6): 659-671 (2006)A Hybrid CMOS-Memristor Neuromorphic Synapse., , , and . IEEE Trans. Biomed. Circuits Syst., 11 (2): 434-445 (2017)Freezing of Gait Detection in Parkinson's Disease: A Subject-Independent Detector Using Anomaly Scores., , , , , , , and . IEEE Trans. Biomed. Eng., 64 (11): 2719-2728 (2017)Serial and Parallel FPGA-based Variable Block Size Motion Estimation Processors., and . J. Signal Process. Syst., 51 (1): 77-98 (2008)Forecasting Financial Time Series with Grammar-Guided Feature Generation., , , and . Comput. Intell., 33 (2): 241-261 (2017)A Scalable FPGA Implementation of Cellular Neural Networks for Gabor-type Filtering., , , and . IJCNN, page 15-20. IEEE, (2006)