Author of the publication

A 50MHZ-BW continuous-time ΔΣ ADC with dynamic error correction achieving 79.8dB SNDR and 95.2dB SFDR.

, , , , and . ISSCC, page 230-232. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An 8.1 mW, 82 dB delta-sigma ADC with 1.9 MHz BW and -98 dB THD., , and . CICC, page 93-96. IEEE, (2008)A compressed-sensing sensor-on-chip incorporating statistics collection to improve reconstruction performance., , , , , , and . CICC, page 1-4. IEEE, (2015)An efficient ΔΣ ADC architecture for low oversampling ratios., and . IEEE Trans. Circuits Syst. I Regul. Pap., 51-I (1): 63-71 (2004)Low-Distortion Wideband Delta-Sigma ADCs With Shifted Loop Delays., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (2): 376-384 (2015)A 0.49-13.3 MHz Tunable Fourth-Order LPF with Complex Poles Achieving 28.7 dBm OIP3., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (8): 2353-2364 (2018)Efficient Calibration of Feedback DAC in Delta Sigma Modulators., and . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (5): 826-830 (2020)A 16 b Multi-Step Incremental Analog-to-Digital Converter With Single-Opamp Multi-Slope Extended Counting., , , and . IEEE J. Solid State Circuits, 52 (4): 1066-1076 (2017)Buck-boost switched-capacitor DC-DC voltage regulator using delta-sigma control loop., , , , and . ISCAS (4), page 743-746. IEEE, (2002)A new zero-optimization scheme for noise-coupled ΔΣ ADCs., , and . ISCAS, page 2163-2166. IEEE, (2010)A tunable duty-cycle-controlled switched-R-MOSFET-C CMOS filter for low-voltage and high-linearity applications., , , and . ISCAS (1), page 433-436. IEEE, (2004)