Author of the publication

Demosaicking using inter-channel correlation in wavelet domain.

, , , and . SIP, page 102-105. IASTED/ACTA Press, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Transistor Reliability Characterization for Advanced DRAM with HK+MG & EUV process technology., , , , , , , , and . IRPS, page 6. IEEE, (2022)Real-Time MPEG-2 Video Codec System Using Multiple Digital Signal Processors., , , , , and . Multimedia Tools Appl., 11 (2): 197-214 (2000)Measurement of the neutrino velocity with the OPERA detector in the CNGS beam, , , , , , , , , and 165 other author(s). (2011)cite arxiv:1109.4897.Position and vibration control of a flexible robot manipulator using hybrid controller., , , and . Robotics Auton. Syst., 28 (1): 31-41 (1999)P2M: A 2MPixel CMOS Image Sensor for Soft X-Ray Detection., , , , , , , , , and 17 other author(s). ICECS, page 506-509. IEEE, (2019)Ongoing Evolution of DRAM Scaling via Third Dimension -Vertically Stacked DRAM -., , , , , , , , , and 16 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)Development and Product Reliability Characterization of Advanced High Speed 14nm DDR5 DRAM with On-die ECC., , , , , , , , and . IRPS, page 1-4. IEEE, (2023)Reliability Characterization of HBM featuring $HK+MG$ Logic Chip with Multi-stacked DRAMs., , , , , , , , and . IRPS, page 1-7. IEEE, (2023)Accelerating Deep Neural Network Computation on a Low Power Reconfigurable Architecture., , , , , , , and . ISCAS, page 1-5. IEEE, (2020)Enabling Software-Defined RF Convergence with a Novel Coarse-Scale Heterogeneous Processor., , , , , , , , , and 33 other author(s). ISCAS, page 443-447. IEEE, (2022)