( en | de | ru )

 

Disambiguation of "Liang, Yun"

Author of the publication

copydeleteadd this publication to your clipboard
Enabling coordinated register allocation and thread-level parallelism optimization for GPUs.

, , , , , , and . MICRO, page 395-406. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Liang Liang

Liang-Liang Fu

Bettina Yunis

Jong-Mo Yun

Jaeman Yun

 

Other publications of authors with the same name

Efficient custom instructions generation for system-level design., , and . FPT, page 445-448. IEEE, (2010)Component-Based Distributed Framework for Coherent and Real-Time Video Dehazing., , , , , and . CoRR, (2016)Design Space exploration of FPGA-based accelerators with multi-level parallelism., , , , , and . DATE, page 1141-1146. IEEE, (2017)Throughput optimization for streaming applications on CPU-FPGA heterogeneous systems., , , , and . ASP-DAC, page 488-493. IEEE, (2017)Survey on soft computing., and . Soft Comput., 24 (2): 761-770 (2020)Reproducibility of the coronary calcium measurement with different cardiac algorithms using multislice spiral CT., , , and . Medical Imaging: Image Processing, volume 4684 of SPIE Proceedings, SPIE, (2002)Integrated instruction cache analysis and locking in multitasking real-time systems., , and . DAC, page 147:1-147:10. ACM, (2013)Cache modeling in probabilistic execution time analysis., and . DAC, page 319-324. ACM, (2008)Optimal-Scaling-Factor Assignment for Patch-wise Image Retargeting., , , , and . IEEE Computer Graphics and Applications, 33 (5): 68-78 (2013)Static analysis for fast and accurate design space exploration of caches., and . CODES+ISSS, page 103-108. ACM, (2008)