( en | de | ru )

 

Disambiguation of "Fryman, Joshua B."

Author of the publication

copydeleteadd this publication to your clipboard
Chameleon: Virtualizing idle acceleration cores of a heterogeneous multicore processor for caching and prefetching.

, , , and . ACM Trans. Archit. Code Optim., 7 (1): 3:1-3:35 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Joshua B Tenenbaum

Joshua Migdal

Joshua Amavi

Joshua Sempebwa

Joshua Cordes

 

Other publications of authors with the same name

POD: A 3D-Integrated Broad-Purpose Acceleration Layer., , , , and . IEEE Micro, 28 (4): 28-40 (2008)Hash Table Scalability on Intel PIUMA., , and . HPEC, page 1-2. IEEE, (2020)Efficient Sparse Matrix-Vector Multiplication on Intel PIUMA Architecture., , , and . HPEC, page 1-2. IEEE, (2020)PIUMA: Programmable Integrated Unified Memory Architecture., , , , , , , , , and 21 other author(s). CoRR, (2020)Software Caching using Dynamic Binary Rewriting for Embedded Devices., , and . ICPP, page 621-630. IEEE Computer Society, (2002)Many-core graph workload analysis., , , , and . SC, page 22:1-22:11. IEEE / ACM, (2018)Chameleon: Virtualizing idle acceleration cores of a heterogeneous multicore processor for caching and prefetching., , , and . ACM Trans. Archit. Code Optim., 7 (1): 3:1-3:35 (2010)The Intel Programmable and Integrated Unified Memory Architecture Graph Analytics Processor., , , , , , , , , and 10 other author(s). IEEE Micro, 43 (5): 78-87 (September 2023)Energy-Efficient Network Memory for Ubiquitous Devices., , , , and . IEEE Micro, 23 (5): 60-70 (2003)