Author of the publication

A Lightweight 1.16 pJ/bit Processor for the Authenticated Encryption Scheme KetjeSR.

, , , , , and . VLSI-DAT, page 1-4. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Adjusted robust Soliton distribution (ARSD) with reshaped ripple size for LT codes., , , and . WCSP, page 1-6. IEEE, (2013)A 3.46 Gb/s (9141, 8224) LDPC-based ECC scheme and on-line channel estimation for solid-state drive applications., , , , and . ISCAS, page 1450-1453. IEEE, (2015)A self-compensation fixed-width booth multiplier and its 128-point FFT applications., , and . ISCAS, IEEE, (2006)Area-efficient TFM-based stochastic decoder design for non-binary LDPC codes., , , , and . ISCAS, page 409-412. IEEE, (2014)An improved soft BCH decoder with one extra error compensation., , and . ISCAS, page 3941-3944. IEEE, (2010)A 1.86mJ/Gb/query bit-plane payload machine learning processor in 90nm CMOS., , , , , and . VLSI-DAT, page 1-4. IEEE, (2018)A Universal VLSI Architecture for Reed-Solomon Error-and-Erasure Decoders., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (9): 1960-1967 (2009)A 26.9 K 314.5 Mb/s Soft (32400, 32208) BCH Decoder Chip for DVB-S2 System., , , and . IEEE J. Solid State Circuits, 45 (11): 2330-2340 (2010)Iterative Decoding Algorithms for a Class of Non-Binary Two-Step Majority-Logic Decodable Cyclic Codes., and . IEEE Trans. Commun., 62 (6): 1779-1789 (2014)A low power turbo/Viterbi decoder for 3GPP2 applications., , , and . IEEE Trans. Very Large Scale Integr. Syst., 14 (4): 426-430 (2006)