( en | de | ru )

 

Disambiguation of "García, Pedro Javier"

Author of the publication

copydeleteadd this publication to your clipboard
Providing Differentiated Services, Congestion Management, and Deadlock Freedom in Dragonfly Networks.

, , , , and . HiPINEB@HPCA, page 33-40. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Javier Becerril-García

Javier García Alonso

Javier Otoniel García Saavedra

Pedro Pablo Rojas García

Javier Otoniel García Saavedra

 

Other publications of authors with the same name

A new proposal to deal with congestion in InfiniBand-based fat-trees., , , , , , and . J. Parallel Distributed Comput., 74 (1): 1802-1819 (2014)Feasible enhancements to congestion control in InfiniBand-based networks., , , , and . J. Parallel Distributed Comput., (2018)A Switch Architecture Guaranteeing QoS Provision and HOL Blocking Elimination., , , , , , and . IEEE Trans. Parallel Distributed Syst., 20 (1): 13-24 (2009)Modeling a switch architecture with virtual output queues and virtual channels in HPC-systems simulators., , , , and . HPCS, page 380-386. IEEE, (2016)Special issue on trends in high-performance interconnection networks in the exascale and big-data era., and . Concurr. Comput. Pract. Exp., (2017)High-Quality Fault-Resiliency in Fat-Tree Networks (Extended Abstract)., , , , and . Hot Interconnects, page 9-12. IEEE, (2019)Head-of-line blocking avoidance in Slim Fly networks using deadlock-free non-minimal and adaptive routing., , , , and . Concurr. Comput. Pract. Exp., (2019)Scalable Deadlock-Free Deterministic Minimal-Path Routing Engine for InfiniBand-Based Dragonfly Networks., , , , , and . IEEE Trans. Parallel Distributed Syst., 29 (1): 183-197 (2018)An integrated solution for QoS provision and congestion management in high-performance interconnection networks using deterministic source-based routing., , , , and . J. Supercomput., 66 (1): 284-304 (2013)Head-of-Line Blocking Avoidance in Networks-on-Chip., , and . IPDPS Workshops, page 796-805. IEEE, (2013)