( en | de | ru )

 

Disambiguation of "Masu, Kazuya"

Author of the publication

copydeleteadd this publication to your clipboard
Wide Tuning Range LC-VCO Using Variable Inductor for Reconfigurable RF Circuit.

, , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 88-A (2): 507-512 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kazuya Yamashita

Motoi Masubuchi

Harald Masuch

Ingeborg Masur

Joachim Masuhr

 

Other publications of authors with the same name

A Bidirectional- and Multi-Drop-Transmission-Line Interconnect for Multipoint-to-Multipoint On-Chip Communications., , , , , and . IEEE J. Solid State Circuits, 43 (4): 1020-1029 (2008)A - 244-dB FOM High-Frequency Piezoelectric Resonator-Based Cascaded Fractional-N PLL With Sub-ppb-Order Channel-Adjusting Technique., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 52 (4): 1123-1133 (2017)RF CMOS Integrated Circuit: History, Current Status and Future Prospects., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 94-A (2): 556-567 (2011)A Tunable Wideband Frequency Synthesizer Using LC-VCO and Mixer for Reconfigurable Radio Transceivers., , and . J. Electr. Comput. Eng., (2011)Physical Modeling of MEMS Variable Inductor., , and . IEEE Trans. Circuits Syst. II Express Briefs, 55-II (5): 419-422 (2008)Environmental Data Recovery using Polynomial Regression for Large-scale Wireless Sensor Networks., , , , , , , , and . SENSORNETS, page 161-168. SciTePress, (2016)Optimal design method for chip-area-efficient CMOS low-dropout regulator., , , and . APCCAS, page 332-335. IEEE, (2012)An ultra low power pH-monitoring IC with a duty-cycling wireless FM-transmitter., , , , , , , , , and . ISCAS, page 882-885. IEEE, (2014)Design of high-frequency piezoelectric resonator-based cascaded fractional-N PLL with sub-ppb-order channel adjusting technique., , , , , , , , , and 3 other author(s). ASP-DAC, page 43-44. IEEE, (2017)Injection-locked fractional frequency multiplier with automatic reference pulse-selection technique., , , , and . IEICE Electron. Express, 9 (21): 1624-1629 (2012)