( en | de | ru )

 

Disambiguation of "Singh, Virendra"

Author of the publication

copydeleteadd this publication to your clipboard
Instruction-based delay fault self-testing of pipelined processor cores.

, , , and . ISCAS (6), page 5686-5689. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Virendra Pal Singh

Virendra Chopra

Virendra Kumar

Virendra Govind Upadhyaya

Rahul Singh

 

Other publications of authors with the same name

A PAM-4 10S/12S line coding scheme with equi-probable levels., , , and . ISCAS, page 1-5. IEEE, (2018)SEU Tolerant Robust Latch Design., , , and . VDAT, volume 7373 of Lecture Notes in Computer Science, page 223-232. Springer, (2012)REMO: Redundant execution with minimum area, power, performance overhead fault tolerant architecture., and . IOLTS, page 109-114. IEEE, (2016)A Framework for Configurable Joint-Scan Design-for-Test Architecture., , , and . J. Electron. Test., 37 (5): 593-611 (2021)Locality-based Graph Reordering for Processing Speed-Ups and Impact of Diameter., and . CoRR, (2021)Soft-error reliable architecture for future microprocessors., and . IET Comput. Digit. Tech., 13 (3): 233-242 (2019)Multiple Stuck-at Fault Testability Analysis of ROBDD Based Combinational Circuit Design., , , and . J. Electron. Test., 34 (1): 53-65 (2018)Defect Level and Fault Coverage in Coefficient Based Analog Circuit Testing., , and . J. Electron. Test., 28 (4): 541-549 (2012)Parametric Fault Testing of Non-Linear Analog Circuits Based on Polynomial and V-Transform Coefficients., , and . J. Electron. Test., 28 (5): 757-771 (2012)Instruction-Based Self-Testing of Delay Faults in Pipelined Processors., , , and . IEEE Trans. Very Large Scale Integr. Syst., 14 (11): 1203-1215 (2006)