From post

Dynamic power management framework for multi-core portable embedded system

, , , и . IFMT '08: Proceedings of the 1st international forum on Next-generation multicore/manycore technologies, стр. 1--4. New York, NY, USA, ACM, (2008)
DOI: http://doi.acm.org/10.1145/1463768.1463770

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Battery-aware task scheduling in distributed mobile systems with lifetime constraint., , , и . ASP-DAC, стр. 743-748. IEEE, (2011)Global register alias table: Boosting sequential program on multi-core., , , и . Future Gener. Comput. Syst., 28 (6): 957-964 (2012)Shared write buffer to boost applications on SpMT architecture., , , и . J. Supercomput., 73 (8): 3508-3525 (2017)Potential thread-level-parallelism exploration with superblock reordering., , , и . Computing, 96 (6): 545-564 (2014)A reconfigurable processor architecture combining multi-core and reconfigurable processing units., , , , и . Telecommun. Syst., 55 (3): 333-344 (2014)Embedded hard real-time scheduling algorithm based on task's resource requirement., , , и . IJHPCN, 6 (3/4): 234-239 (2010)Regional cache organization for NoC based many-core processors., , , и . J. Comput. Syst. Sci., 79 (2): 175-186 (2013)The Modeling for Dynamic Power Management of Embedded Systems., , , и . ICESS, том 3605 из Lecture Notes in Computer Science, стр. 462-467. Springer, (2004)Critical-Path Driven Routers for on-Chip Networks., , , и . Journal of Circuits, Systems, and Computers, 19 (7): 1543-1557 (2010)A Selective Read-before-Write Scheme for Energy-Aware Spin Torque Transfer RAM (STT-RAM) Cache Design., , , и . Journal of Circuits, Systems, and Computers, (2013)