( en | de | ru )

 

Disambiguation of "Koh, Cheng-Kok"

Author of the publication

copydeleteadd this publication to your clipboard
A frequency-domain technique for statistical timing analysis of clock meshes.

, and . ICCAD, page 334-339. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Friedrich Kok

Franz Kok

Wolfgang Kok

Friedrich Kok

Arthur Kok

 

Other publications of authors with the same name

Decoupling capacitance allocation for power supply noise suppression., , and . ISPD, page 66-71. ACM, (2001)Floorplan management: incremental placement for gate sizing and buffer insertion., , and . ASP-DAC, page 349-354. ACM Press, (2005)Compact and stable modeling of partial inductance and reluctance matrices., , , and . ASP-DAC, page 507-510. ACM Press, (2005)A size scaling approach for mixed-size placement., , and . ISPD, page 201-206. ACM, (2012)A two-dimensional domain decomposition technique for the simulation of quantum-scale devices., , , and . J. Comput. Phys., 231 (4): 1293-1313 (2012)Clock Tree Construction based on Arrival Time Constraints., and . ISPD, page 67-74. ACM, (2017)An adaptive window-based susceptance extraction and its efficient implementation., , , and . DAC, page 728-731. ACM, (2003)UST/DME: a clock tree router for general skew constraints., and . ACM Trans. Design Autom. Electr. Syst., 7 (3): 359-379 (2002)Exact and numerically stable closed-form expressions for potential coefficients of rectangular conductors., , and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (6): 458-462 (2006)Scalable Construction of Clock Trees With Useful Skew and High Timing Quality., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (6): 1161-1174 (2019)