( en | de | ru )

 

Disambiguation of "Holcomb, Daniel E."

Author of the publication

copydeleteadd this publication to your clipboard
Compositional performance verification of NoC designs.

, , , and . MEMOCODE, page 1-10. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Daniel E Gundelfinger

Daniel E Güttinger

Ursula E E Köhler

E Jecht

E Kothe

 

Other publications of authors with the same name

Efficient PUF-Based Key Generation in FPGAs Using Per-Device Configuration., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (2): 364-375 (2019)Characterizing Power Distribution Attacks in Multi-User FPGA Environments., , and . FPL, page 194-201. IEEE, (2019)Loop Unrolling for Energy Efficiency in Low-Cost Field-Programmable Gate Arrays., , , and . ACM Trans. Reconfigurable Technol. Syst., 11 (4): 26:1-26:23 (2019)Power Distribution Attacks in Multitenant FPGAs., , and . IEEE Trans. Very Large Scale Integr. Syst., 28 (12): 2685-2698 (2020)Incremental SAT-Based Reverse Engineering of Camouflaged Logic Circuits., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (10): 1647-1659 (2017)Remote Power Side-Channel Attacks on CNN Accelerators in FPGAs., , , , and . CoRR, (2020)Power Side-Channel Attacks on BNN Accelerators in Remote FPGAs., , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 11 (2): 357-370 (2021)Remote Power Attacks on the Versatile Tensor Accelerator in Multi-Tenant FPGAs., , , , , and . FCCM, page 242-246. IEEE, (2021)Reliable PUF design using failure patterns from time-controlled power gating., and . DFT, page 135-140. IEEE Computer Society, (2016)PUFs at a glance., and . DATE, page 1-6. European Design and Automation Association, (2014)