( en | de | ru )

 

Disambiguation of "Sykora, Martino"

Author of the publication

copydeleteadd this publication to your clipboard
Dynamic configuration of application-specific implicit instructions for embedded pipelined processors.

, , and . SAC, page 1509-1516. ACM, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Steffen Sykora

Claudia Sykora

Helena Sykora

Martino Celeghini

Helena Sykora

 

Other publications of authors with the same name

Selective compilation via fast code analysis and bytecode tracing., , , and . SAC, page 906-911. ACM, (2006)Dynamic Look Ahead Compilation: A Technique to Hide JIT Compilation Latencies in Multicore Environment, , , and . Compiler Construction, volume 5501 of Lecture Notes in Computer Science, page 220--235. Springer, (2009)Dynamic configuration of application-specific implicit instructions for embedded pipelined processors., , and . SAC, page 1509-1516. ACM, (2008)Dynamic Look Ahead Compilation: A Technique to Hide JIT Compilation Latencies in Multicore Environment., , , and . CC, volume 5501 of Lecture Notes in Computer Science, page 220-235. Springer, (2009)Programming Highly Parallel Reconfigurable Architectures for Public-Key Cryptographic Applications., , , and . ITNG, page 3-10. IEEE Computer Society, (2007)JIST: Just-In-Time scheduling translation for parallel processors., , , and . Sci. Program., 13 (3): 239-253 (2005)Global instruction scheduling in dynamic compilation for embedded systems., , , and . JTRES, page 196-201. ACM, (2006)Architecture Optimization of Application-Specific Implicit Instructions., , , and . ACM Trans. Embed. Comput. Syst., 11 (S2): 44:1-44:23 (2012)Programming Highly Parallel Reconfigurable Architectures for Symmetric and Asymmetric Cryptographic Applications., , , and . J. Comput., 2 (9): 50-59 (2007)Hierarchical Cluster Assignment for Coarse-Grain Reconfigurable Coprocessors., , , , and . IPDPS, page 1-8. IEEE, (2007)