( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Hier-3D: A Hierarchical Physical Design Methodology for Face-to-Face-Bonded 3D ICs.

, , , , , , , , , и . ISLPED, стр. 15:1-15:6. ACM, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Rüdiger Matheus

Jochen Matheus

Ricarda Matheus

Michael Matheus

Gothild Matheus

 

Другие публикации лиц с тем же именем

Evolutionary Multiobjective Strategy for Regenerator Placement in Elastic Optical Networks., , , и . IEEE Trans. Commun., 66 (8): 3583-3596 (2018)SimEON: an open-source elastic optical network simulator for academic and industrial purposes., , и . Photonic Netw. Commun., 34 (2): 193-201 (2017)MX: Enhancing RISC-V's Vector ISA for Ultra-Low Overhead, Energy-Efficient Matrix Multiplication., , , , и . CoRR, (2024)MemPool: A Shared-L1 Memory Many-Core Cluster with a Low-Latency Interconnect., , , и . CoRR, (2020)MemPool-3D: Boosting Performance and Efficiency of Shared-L1 Memory Many-Core Clusters with 3D Integration., , , , , , , , и . DATE, стр. 394-399. IEEE, (2022)Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOI., , , , и . IEEE Trans. Very Large Scale Integr. Syst., 28 (2): 530-543 (2020)Yun: An Open-Source, 64-Bit RISC-V-Based Vector Processor With Multi-Precision Integer and Floating-Point Support in 65-nm CMOS., , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 70 (10): 3732-3736 (октября 2023)Ara: A 1 GHz+ Scalable and Energy-Efficient RISC-V Vector Processor with Multi-Precision Floating Point Support in 22 nm FD-SOI., , , , и . CoRR, (2019)Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency., , , и . CoRR, (2023)FlooNoC: A Multi-Tbps Wide NoC for Heterogeneous AXI4 Traffic., , , , и . CoRR, (2023)