( en | de | ru )

 

Disambiguation of "Chakrabarty, Krishnendu"

Author of the publication

copydeleteadd this publication to your clipboard
Tackling Test Challenges for Interposer-Based 2.5-D Integrated Circuits.

, and . IEEE Des. Test, 34 (5): 72-79 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Krishnendu Mukherjee

Koushik Chakrabarty

Arnab Chakrabarty

Sayan Chakrabarty

Shyamal Chakrabarty

 

Other publications of authors with the same name

The hype, myths, and realities of testing 2.5D/3D integrated circuits.. LATS, page 1. IEEE, (2016)Tackling Test Challenges for Interposer-Based 2.5-D Integrated Circuits., and . IEEE Des. Test, 34 (5): 72-79 (2017)On-Line Testing of Lab-on-Chip Using Reconfigurable Digital-Microfluidic Compactors., and . Int. J. Parallel Program., 37 (4): 370-388 (2009)Behavioral modeling and performance evaluation of microelectrofluidics-based PCR systems using SystemC., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (6): 843-858 (2004)Scheduling of microfluidic operations for reconfigurabletwo-dimensional electrowetting arrays., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (12): 1463-1468 (2001)Efficient Regulation of Synthetic Biocircuits Using Droplet-Aliquot Operations on MEDA Biochips., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (8): 2490-2503 (2022)Optimization of Dilution and Mixing of Biochemical Samples Using Digital Microfluidic Biochips., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (11): 1696-1708 (2010)Low-power scan testing and test data compression forsystem-on-a-chip., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (5): 597-604 (2002)Control-Layer Routing and Control-Pin Minimization for Flow-Based Microfluidic Biochips., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (1): 55-68 (2017)System-on-a-chip test-data compression and decompressionarchitectures based on Golomb codes., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (3): 355-368 (2001)