( en | de | ru )

 

Disambiguation of "Heirman, Wim"

Author of the publication

copydeleteadd this publication to your clipboard
Evaluating Application Vulnerability to Soft Errors in Multi-level Cache Hierarchy.

, , , and . Euro-Par Workshops (2), volume 7156 of Lecture Notes in Computer Science, page 272-281. Springer, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wim Wätjen

Wim Broekaert

Wim Lutzke

Wim Beyers

Wim Damen

 

Other publications of authors with the same name

RecoNoC: A reconfigurable network-on-chip., , , , and . ReCoSoC, page 1-2. IEEE, (2011)Many-core graph workload analysis., , , , and . SC, page 22:1-22:11. IEEE / ACM, (2018)RIO: ROB-Centric In-Order Modeling of Out-of-Order Processors., , , and . IEEE Comput. Archit. Lett., 20 (1): 78-81 (2021)Breaking In-Order Branch Miss Recovery., , , and . IEEE Comput. Archit. Lett., 19 (1): 30-33 (2020)Scale-Model Simulation., , , , and . IEEE Comput. Archit. Lett., 20 (2): 175-178 (2021)The Intel Programmable and Integrated Unified Memory Architecture Graph Analytics Processor., , , , , , , , , and 10 other author(s). IEEE Micro, 43 (5): 78-87 (September 2023)Fairness-aware scheduling on single-ISA heterogeneous multi-cores., , , , and . PACT, page 177-187. IEEE Computer Society, (2013)Simulating Wrong-Path Instructions in Decoupled Functional-First Simulation., , , and . ISPASS, page 124-133. IEEE, (2023)Low-Power Reconfigurable Network Architecture for On-Chip Photonic Interconnects., , , , , and . Hot Interconnects, page 163-169. IEEE Computer Society, (2009)Node Performance and Energy Analysis with the Sniper Multi-core Simulator., , , and . Parallel Tools Workshop, page 79-89. Springer, (2013)