( en | de | ru )

 

Disambiguation of "Visvanathan, V."

Author of the publication

copydeleteadd this publication to your clipboard
Multifrontal Factorization of Sparse Matrices on Shared-Memory Multiprocessors.

, , and . ICPP (3), page 159-166. CRC Press, (1991)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Anuradha Visvanathan

Visvanathan Ramesh

V Saile

V Geoffroy

V Ustinov

 

Other publications of authors with the same name

Diagnosability of Nonlinear Circuits and Systems - Part I: The dc Case., and . IEEE Trans. Computers, 30 (11): 889-898 (1981)Parallelization and performance evaluation of circuit simulation on a shared-memory multiprocessor., and . ICS, page 254-265. ACM, (1988)Voltage and Temperature Aware Statistical Leakage Analysis Framework Using Artificial Neural Networks., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (7): 1056-1069 (2010)Detection of catastrophic faults in analog integrated circuits., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 8 (2): 114-130 (1989)ProCA: Progressive Configuration Aware Design Methodology for Low Power Stochastic ASICs., , , , and . VLSID, page 342-347. IEEE Computer Society, (2014)NPCPL: Normal Process Complementary Pass Transistor Logic for Low Latency, High Throughput Designs., , , and . VLSI Design, page 341-346. IEEE Computer Society, (1993)A Methodology for Generating Application Specific Tree Multipliers., , and . VLSI Design, page 176-179. IEEE Computer Society, (1993)CMOS op-amp sizing using a geometric programming formulation., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (1): 22-38 (2001)Multifrontal Factorization of Sparse Matrices on Shared-Memory Multiprocessors., , and . ICPP (3), page 159-166. CRC Press, (1991)Low-power pipelined LMS adaptive filter architectures with minimal adaptation delay1., and . Integr., 27 (1): 1-32 (1999)